IP Solutions: Partners and Supported Libraries

STD Cells: ARM and TowerJazz
Memories: ARM, Synopsys, and TowerJazz
I/O Libraries: ARM, ARM Artisan, and TowerJazz
Analog IPs: Synopsys, S3 Group, TowerJazz, MOSCAD, Mixel, and CEVA
NVMs: Kilopass, Synopsys, Sidense, Novocell, and TowerJazz
Processors: ARM and CEVA
RF IPs: SIEVA Network

STD Cells (0.18μm: TS18SL — Standard Logic)

Library	Partner
Sage X -STD Cell Library
Metro STD cell Library
FS310 3.3V STD cells
FS120 STD Cells
FS020 STD Cells 0.18um LV 0.9-2.2v Library
FS510 5V STD Cells

Memories (0.18μm: TS18SL — Standard Logic)

Library	Partner
RA1 Single-Port SRAM
RA2 Dual-Port SRAM
RF1 Single-Port Register File
RF2 Two-Port Register File
Via ROM Generator
RS160 Single Port SRAM
RD130 Dual Port SRAM
RO160 Via ROM
ASAP – SinglePort SRAM
ASAP – Dual-PortRegister File
ASAP – Via ROM
ASAP – DualPort SRAM

I /O Libraries (0.18μm: TS18SL — Standard Logic)

Library	Partner
GPIO Inline I/O Pad Library	(Artisan)
GPIO Staggered I/O Pad Library	(Artisan)
CIO150 1.8v Super Compact Inline I/O
CIO250 3.3v Super Compact Inline I/O
CIO250 3.3v Super Compact Top-Thick-Metal Inline I/O
CIO150 1.8v Super Compact Top-Thick-Metal Inline I/O
PIO150 1.8v Super Compact Inline Pad Over Logic I/O
PIO250 3.3v Super Compact Inline Pad Over Logic I/O
PIO510 5V / 1.8V, 5V Only, ESD
IO510 5V / 1.8V, 5V Only, ESD
USB1.1 IO designed for 0.16μm

Analog IPs (0.18μm: TS18SL — Standard Logic)

Library	Partner
WLAN baseband AFE (802.11abg)
16-bit, 9.6kHz, General Purpose Codec
Oscillator LP 32KHz
PLL 50-250MHz
PLL 25MHz-250MHz Fcompminimum 1MHz
PLL 225-500MHz
PLL 325-700MHz
20B Audio Stereo DAC 2pF Load
20B Audio Stereo DAC 40pF Load
USB2.0 LS / FS (USB1.1 Transceiver)
USB2.0 OTG UTMI + Level 3 PHY
USB2.0 PHY
BGAP 3V
CaplessLDO Voltage Regulator
LDO Voltage Regulator
10 Bit 60 MSPS Pipeline ADC
10 Bit 30 MSPS Pipeline ADC
Transmitter part in the RF Front End - 5GHz
RF Front End Receiver -5GHz
13 bits 2.56MS / s SAR ADC
Low-power Bandgap
Low-noise Bandgapreference
Current steering DAC
Line driver 0.5A
Power-on reset circuit for 1.8V and 3.3V
VGA with gain 0.5 to 128
120mA 3.3V to 1.8V regulator
80 Mbps to 1Gbps data rate MIPI Tranciever
MDDI T2 Client PHY compliant with VESA MDDI Client spec
4 Channel LVDS Serializerwith 25MHz to 165MHz input clock.
LVDS TX up to 1.25 Gbps.
LVDS transceiver up to 600 Mbps.
MIPI slave compliant with 1.0 standard for D-PHY
High performance PLL based frequency synthesizer.
Digital PLL upto 650 MHz

NVMs (0.18μm: TS18SL — Standard Logic)

Library	Partner
XPM Module (OTP Core)
NOVeA 2.0
NOVeA
SLP OTP Memory
NVM SmartBit™ Technology
64 bit Y-flash module 5V
64 bit Y-flash module 3.3V
NEW 16K bit Y-flash module 3.3V for 0.16μm
NEW ePolyFuse

Processors (0.18μm: TS18SL — Standard Logic)

Library	Partner
ARM7TDMI - 32B RISC Processor
ARM922T - 32B RISC Processor
CEVA Teak 1.8v DSP Core
CEVA Xpert-Teak 1.8v DSP Sub-System

RF IPs (0.18μm: TS18SL — Standard Logic)

Library	Partner
NEW LNA SN035
NEW RF Mixer SN055
NEW VCO SN040

close | back to top

STD Cells: ARM and TowerJazz
Memories: ARM, Synopsys, and TowerJazz
I/O Libraries: TowerJazz
NVMs: TowerJazz

STD Cells (0.18μm: TS18PM — Power Management)

Library	Partner
Sage X -STD Cell Library 1.8V
Metro STD cell Library 1.8V
FS120 STD Cells 1.8V
FS020 STD Cells 0.18um LV 0.9-2.2v Library
FS510 5V STD Cells, Isolated P-Well

Memories (0.18μm: TS18PM — Power Management)

Library	Partner
RA1 Single-Port SRAM 1.8V
RA2 Dual-Port SRAM 1.8V
RF1 Single-Port Register File 1.8V
RF2 Two-Port Register File 1.8V
Via ROM Generator 1.8V
RS160 Single Port SRAM 1.8V
RD130 Dual Port SRAM 1.8V
RO160 Via ROM 1.8V
ASAP – SinglePort SRAM 1.8V
ASAP – Dual-PortRegister File 1.8V
ASAP – Via ROM 1.8V
ASAP – DualPort SRAM 1.8V

I/O Libraries (0.18μm: TS18PM — Power Management)

Library	Partner
PIO510 5V / 1.8V, 5V Only, ESD, Isolated P-Well
IO510 5V / 1.8V, 5V Only, ESD

NOTE: Using the memories is limited to using the 4M1L or 5MXX metallization

NVMs (0.18μm: TS18PM — Power Management)

Library	Partner
64 bit Y-flash module 5V
4 Kbit Y-flash module 5V with Charge Pump

close | back to top

STD Cells: ARM, Synopsys and TowerJazz
Memories: ARM and Synopsys
I/O Libraries: ARM, Synopsys and Aragio Solutions
Analog IPs: ARM, Synopsys and MOSCAD
NVMs: Synopsys, Kilopass, Novocell and TowerJazz

STD Cells (0.13μm: TS13SL — Standard Logic)

Library	Partner
Sage X2 - STD Cell Library
SC7 (Metro) library SVt
PMK (Power Management Kit) SVt/HVt
SC7 (Metro) library HVt
PMK (Power Management Kit) HVt
ASAP - HD STD Cells
ASAP - HS Metal Programmable STD Cells
FS120 STD cell library

Memories (0.13μm: TS13SL — Standard Logic)

Library	Partner
SP SRAM
SP SRAM HVt
DP SRAM
Via ROM Generator
RF-1P
RF-2P
ASAP – 1PHD 2.14 Bitcell
ASAP – 1PRF
ASAP – 2PHD
ASAP – 2PRF
STAR – 1PHD 2.14 Bitcell
STAR – 2PHD
ASAP – VROM

I/O Libraries (0.13μm: TS13SL — Standard Logic)

Library	Partner
NGPIO PL 3.3V
GPIO Inline Pad Library 3.3v
GPIO Staggered Pad Library 3.3v
3.3v Base I/O
ESD I/O Interface for High-speed USB OTG

Analog IPs (0.13μm: TS13SL — Standard Logic)

Library	Partner
HSTL Class I PL 3.3V 1.5V 266MHz
HSTL Class II PL 3.3V 1.5V 266MHz
SSTL2 Class I PL 3.3V 210MHz
SSTL2 Class II PL 3.3V 250MHz
LVDS SE PL 3.3V 850MHz
PLL 25-250MHz
PLL 56.25-500MHz
USB2.0 OTG UTMI + Level 3 PHY
LVDS (receiver, transmitter, reference)

NVMs (0.13μm: TS13SL — Standard Logic)

Library	Partner
AEON/MTP Parallel
XPM OTP
NVM SmartBit™ Technology
NEW ePolyFuse

close | back to top

STD Cells: Synopsys
Memories: Synopsys
I/O Libraries: Synopsys and Aragio Solutions
Analog IPs: Synopsys
NVMs: Synopsys

STD Cells (0.13μm: TS13LL — Low Leakage)

Library	Partner
ASAP – HS Metal Programmable STD Cells
ASAP – HD STD Cells

Memories (0.13μm: TS13LL — Low Leakage)

Library	Partner
ASAP – 1PHD 2.14 Bitcell
ASAP – 1PRF
ASAP – 2PHD
ASAP – 2PRF

I/O Libraries (0.13μm: TS13LL — Low Leakage)

Library	Partner
3.3v Base I/O
ESD I/O Interface for High-speed USB OTG

Analog IPs (0.13μm: TS13LL — Low Leakage)

Library	Partner
PLL 25-250MHz
PLL 56.25-500MHz
USB2.0 OTG UTMI + Level 3 PHY

NVMs (0.13μm: TS13LL — Low Leakage)

Library	Partner
AEON / MTP Parallel

close | back to top

Analog IPs: SaberTek (NEW), Cadence, KT Micro, Tahoe RF Semiconductor Inc
NVMs: Novocell and TowerJazz

Analog IPs (0.18μm: CA18 / SBC18 — Standard Logic / RF / SiGe)

Library	Partner
NEW LNA, 57~67GHz (SBR_LNA_60G_JSG18_1)
NEW LNA, 23~29GHz (SBR_LNA_24G_JSG18_1)
NEW LNA, 77~82GHz (SBR_LNA_77G_JSG18_1)
NEW LNA, 75~105GHz (SBR_LNA_94G_JSG18_1)
NEW LNA, 75~105GHz (SBR_LNA_94G_JSG18_2)
NEW RXMIX, 57~66GHz (SBR_RXMX_60G_JSG18_1)
NEW RXMIX, 23~29GHz (SBR_RXMX_24G_JSG18_1)
NEW RXMIX, 77~82GHz (SBR_RXMX_77G_JSG18_1)
NEW LPF, 1~900GHz (SBR_LPF_900M_JSG18_1)
NEW PGA, 1~900GHz (SBR_PGA_30dB_900_JSG18_1)
NEW Complete RX, 57~67GHz (SBR_RX_60G_JSG18_1)
NEW LNA+Detector, 75~105GHz (SBR_RX_94G_JSG18_1)
NEW PA, 57~67GHz (SBR_PA_60G_JSG18_1)
NEW PA, 57~67GHz (SBR_PA_60G_JSG18_2)
NEW PA, 21~27GHz (SBR_PA_24G_JSG18_1)
NEW PA, 75~80GHz (SBR_PA_77G_JSG18_1)
NEW TXMIX, 57~67GHz (SBR_TXMX_60G_JSG18_1)
NEW Complete TX, 57~67GHz (SBR_TX_60G_JSG18_1)
NEW VCO, 40GHz (SBR_VCO_40G_JSG18_1)
NEW Programmale Frequency Divider, 40GHz (SBR_FDIV_40G_JSG18_1)
NEW PFD + CP, 0.01~0.04GHz (SBR_PFDCP_40M_JSC18_1)
NEW Xtal buffer, 0.01~0.04GHz (SBR_XTLBUF_40M_JSG18_1)
NEW Complete SX, 40GHz (SBR_SX_40G_JSG18_1)
NEW LNA, 0.6~3GHz (SBR_LNA_WB_JSC18_1)
NEW RXMIX, TIA, 0.7~3GHz (SBR_RXMX_2G_JSG18_1)
NEW LNA, MIX, TIA, 0.7~3GHz (SBR_RXFE_WB_JSC18_1)
NEW RXFE, LPF, PGA, 0.7~3GHz (SBR_RX_2G_JSC18_1)
NEW PA, 0.7~1GHz (SBR_PA_900M_JSC18_1)
NEW PA, 1.7~2.6GHz (SBR_PA_2G_JSC18_1)
NEW PA, 0.7~3GHz (SBR_PA_WB_JSC18_1)
NEW VCO, 5.5~7GHz (SBR_VCO_6G_JSC18_1)
NEW PFD + CP, 0.01~0.04GHz (SBR_PFDCP_40M_JSC18_1)
NEW PFD + CP, 0.01~0.04GHz (SBR_PFDCP_40M_JSC18_1)
NEW Xtal buffer, 0.01~0.04GHz (SBR_XTLBUF_40M_JSG18_1)
NEW Xtal buffer, 0.01~0.04GHz (SBR_XTLBUF_40M_JSG18_2)
NEW Sigma-Delta mod, 0.04GHz (SBR_SIGMADEL_40M_JSC18_1)
NEW Programmable frequency divider, 2GHz (SBR_FDIV_2G_JSG18_1)
NEWProgrammable frequency divider, 8GHz (SBR_FDIV_8G_JSG18_1)
NEW LPF, DC to 0.75~14MHz (SBR_LPF_7P2Z_14M_JSG18_1)
NEW LPF, 1~900MHz (SBR_LPF_900M_JSG18_1)
NEW LPF, 1~900MHz (SBR_LPF_900M_JSG18_2)
NEW PGA, DC~40MHz (SBR_PGA_40dB_40_JSG18_1)
NEW PGA, 1~900MHz (SBR_PGA_30dB_900_JSG18_1)
NEW PGA, 1~900MHz (SBR_PGA_30dB_900_JSG18_2)
NEW RC calibration, 40MHz (SBR_RCCAL_JSG18_1)
NEW Bandgap + Iref (SBR_BG_JSG35_1)
NEW Bandgap + Iref (SBR_BG_JSG18_1)
NEW Bandgap + Iref (SBR_BG_JSG18_2)
NEW LDO (SBR_LDO_40m_JSC18_1)
12 Bit 100 MSPS ADC [AD-0030]
10 Bit 300 MSPS DAC [DA-0023]
10 Bit 250 MSPS ADC 90mW [KTAD10200]
10 Bit 400 MSPS ADC [KTAD08400]
10 Bit 100 KSPS ADC [KTAD100011]
10 Bit 240 MSPS DAC [KTDA10240
SPI Master/Slave [KSPIO40001]
I2C 2-Wire Interface
Sigma Delta Modulator [TRFS-261jz]
Charge Pump [TRFS-265jz]
Phase-Frequency Detector [TRFS-264jz]
Ref Divider [TRFS-263jz]

NVMs (0.18μm: CA18 / SBC18 — Standard Logic / RF / SiGe)

Library	Partner
NVM SmartBit™ Technology
3v, 350mA fuse

close | back to top

Analog IPs: ADSANTEC, TowerJazz, Pacific MicroCHIP and Tahoe RF Semiconductor

Library	Partner
Reconfigurable 1:16 / 1:8 Deserializer [ASNT2012]
Reconfigurable 16:1 / 8:1 Serializer [ASNT1011]
1Gbps LVDS / CMOS Converter [ASNT3010]
LNA + Mixer Front-End [JZ1C030]
RSSI [JZ1DE30]
5.2GHz LNA [JAZ10100]
IQ Modulator [JZ1EF30]
AGC [JZ1EF30]
Up-Converter [JZ1EF30]
Quad-Current Charge Pump [JZ15X74CP]
30GHz Mixer [PMCC-IRMIX30G]
20-30GHz VCO [PMCC-VCO24]
50GHz Programmable Divider [PMCC-DIV50G1]
35GHz Output Driver [PMCC-OBUF35G]
VCO [TRFS-205jz]
Mixer (L1 & L2) [TRFS-103jz]
Receiver IF VGA [TRFS-158jz]
GPS Receiver [TRFS-159jz]
2-9GHz VCO [TRFS-206-15jz]
RF Divider [TRFS-262jz]

close | back to top

STD Cells: Conexant and Synopsys
Memories: Synopsys
I/O Libraries: Conexant
NVMs: Novocell

STD Cells (0.13μm: CA13 / SBL13 — Standard Logic / RF/ SiGe)

Library	Partner
STD Cell Library A13 1.5V
STD Cell Library A13 1.5V HVt
HD STD Cell Library A13LP 1.5V
HD STD Cell Library A13LP 1.5V HVt

Memories (0.13μm: CA13 / SBL13 — Standard Logic / RF/ SiGe)

Library	Partner
SP SRAM 1.5V
DP SRAM 1.5V
DP SRAM HVt1.5V
Diffusion ROM 1.5V
Diffusion ROM HVt1.5V
RF-1P / 2P 1.5V
RF-1P / 2P HVt1.5V

I/O Libraries (0.13μm: CA13 / SBL13 — Standard Logic / RF/ SiGe)

Library	Partner
GPIO Inline Pad Library 3.3v / 1.5v A13

NVMs (0.13μm: CA13 / SBL13 — Standard Logic / RF/ SiGe)

Library	Partner
NEW NVM SmartBit™ Technology

close | back to top

STD Cells: Conexant
I/O Libraries: Conexant

STD Cells (3.3Vm: CA25)

Library	Partner
STD Cell Library 3.3v

I/O Libraries (3.3Vm: CA25)

Library	Partner
GPIO Inline Pad Library 3.3v-only

close | back to top

STD Cells: Conexant and Nangate
I/O Libraries: Conexant
Analog IPs: KT Micro and TowerJazz

STD Cells (5Vm: CP05, BCD25 )

Library	Partner
GPIO Inline Pad Library 3.3v-only
HD STD Cell Library 5.0v

I/O Libraries (5Vm: CP05, BCD25 )

Library	Partner
GPIO Inline Pad Library 5.0v-only

Analog IPs (5Vm: CP05, BCD25 )

Library	Partner
Bandgap1.2V [KTM-0B01]
1W Class-D Audio Amplifier [KAPA00001]
Clock Synthesizer [KTM-0F0801]
5v, 350mA fuse

close | back to top

STD Cells: Conexant
I/O Library: Conexant
Analog IPs: TowerJazz
NVM: TowerJazz

STD Cells (0.35μm: SBC35 — SiGe)

Library	Partner
STD Cell Library 3.3V
STD Cell Library 5V

I/O Libraries (0.35μm: SBC35 — SiGe)

Library	Partner
GPIO Inline Pad Library 3.3v-only

Analog IPs (0.35μm: SBC35 — SiGe)

Library	Partner
Bandgap1.195V [JZ20160]
Power-On Reset [JZ21280]
7v, 350mA fuse
LNA + Mixer [JAZ1CEA0]
IF Mixer [JZ1FE70]
Limiter / RSSI [JZ1GE70]
1.9GHz LNA [JZ10E70]
2.7GHz Prescaler [JZ15F80PRS]
600MHz Prescaler [JZ25F80PRS]
Phase-Frequency Detector [JZ15F80PD]
Charge Pump [JZ15X70CP]
IQ Modulator [JZ19E70]
Automatic Power Control (APC) [JZ19E70]
Up-Converter [JZ19E70]
PA Driver [JZ1DE70]

NVM (0.35μm: SBC35 — SiGe)

Library	Partner
Y-Flash 64 bit module

close | back to top

STD Cells: Conexant
I/O Library: Conexant

STD Cells (0.5μm: C05)

Library	Partner
STD Cell Library 5V

I/O Libraries (0.5μm: C05)

Library	Partner
GPIO Inline Pad Library 5.0v-only

close | back to top